Joint Electron Device Engineering Council (JEDEC) is the semiconductor engineering standardization body of the Electronic Industries Alliance (EIA)
JEDEC Standard JESD97
Published: May-2004
Marking, Symbols, and Labels for Identification of Lead (Pb) Free Assemblies, Components, and Devices
The Semiconductor Industry has been working toward providing Lead (Pb)-Free assemblies, components and devices for the past few years in low volume to meet specific market applications. The acceleration of the global transition to Pb-free electronics is driven by European Union's Restriction of Hazardous Substances (RoHS) legislation. Most electronic components and systems are required to be Pb-free by July 2006. The transition is occurring rapidly and numerous Pb-free solutions are in use at this time. Identification of the Pb-free materials used is critical for those performing assembly, rework, repair and recycling operations. The release of JESD97 makes available a standard method for marking and labeling of Pb-free components and assemblies that provides the critical information.
Published: May-2004
Marking, Symbols, and Labels for Identification of Lead (Pb) Free Assemblies, Components, and Devices
The Semiconductor Industry has been working toward providing Lead (Pb)-Free assemblies, components and devices for the past few years in low volume to meet specific market applications. The acceleration of the global transition to Pb-free electronics is driven by European Union's Restriction of Hazardous Substances (RoHS) legislation. Most electronic components and systems are required to be Pb-free by July 2006. The transition is occurring rapidly and numerous Pb-free solutions are in use at this time. Identification of the Pb-free materials used is critical for those performing assembly, rework, repair and recycling operations. The release of JESD97 makes available a standard method for marking and labeling of Pb-free components and assemblies that provides the critical information.
Top
Version for print